


COVER PAGE

DATE: 15/11/2025
V1.0


Sistema FDI

Page	Index	Page	Index	Page	Index
1.	COVER PAGE	4.	MECHANICAL	7.	REVISION HISTORY
2.	MAIN	5.	PANELIZE BOARD	8.	
3.	LAYOUT	6.	3D MODEL	9.	

TOP PCB VIEW



BOTTOM PCB VIEW



INFO NOTE:
Example text for a informational
design note

LAYOUT NOTE:
Example text for a informational
layout guidelines note

CAUTION NOTE:
Example text for a cautionary
design note


WARNING NOTE:
Example text for a critical
design note



Copyright (C) 2025 Jesús Camarena
jesus.garzacmn@uanl.edu.mx
Este documento es Open Hardware
Licencia: CERN-OHL-S
<https://cern-ohl.web.cern.ch/home>

TITLE: COVER PAGE		REV: 1.0
Company: UANL - FIME		Sheet: 1/7
Date: 15/11/25	Drawn By: JesusGCamarena	


RLY CONECTION




TITLE: Main		REV: 1.0
EasyEDA	Company: UANL - FIME	Sheet: 2/7
	Date: 15/11/25	Drawn By: JesusGCamarena

LAYOUT

TOP COPPER




BOTTOM VIEW



TITLE: LAYOUT		REV: 1.0
	Company: UANL - FIME	Sheet: 7/10
	Date: 15/11/25	Drawn By: JesusGCamarena

Mechanical




TITLE: MECHANICAL		REV: 1.0
	Company: UANL - FIME	Sheet: 8/10
	Date: 15/11/25	Drawn By: JesusGCamarena

PANELIZE BOARD

Row Spacing: 1.6mm
Column Spacing: 1.6mm
Count: 2 x 4


Remark: Only panelize the board outline, all PCB factories support this panelized file




TITLE: PANELIZE BOARD		REV: 1.0
	Company: UANL - FIME	Sheet: 8/10
	Date: 15/11/25	Drawn By: JesusGCamarena

3D MODEL

TOP PCB VIEW



BOTTOM PCB VIEW



TITLE: 3D MODEL		REV: 1.0
	Company: UANL - FIME	Sheet: 9/10
	Date: 15/11/25	Drawn By: JesusGCamarena

REVISION HISTORY

Nº Revision/Issue:Initial Design

Date:11/11/25

TITLE: REVISION HISTORY		REV: 1.0
	Company: UANL - FIME	Sheet: 10/10
	Date: 15/11/25	Drawn By: JesusGCamarena